Free VHDL library

  • Main Page
  • Related Pages
  • Design Unit List
  • Files
  • File List

amba_lcd_16x2_ctrlr/LCD_16x2_CFG.vhd

Go to the documentation of this file.
00001 ------------------------------------------------------------------------------
00002 --  This file is a part of the LPP VHDL IP LIBRARY
00003 --  Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS
00004 --
00005 --  This program is free software; you can redistribute it and/or modify
00006 --  it under the terms of the GNU General Public License as published by
00007 --  the Free Software Foundation; either version 3 of the License, or
00008 --  (at your option) any later version.
00009 --
00010 --  This program is distributed in the hope that it will be useful,
00011 --  but WITHOUT ANY WARRANTY; without even the implied warranty of
00012 --  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
00013 --  GNU General Public License for more details.
00014 --
00015 --  You should have received a copy of the GNU General Public License
00016 --  along with this program; if not, write to the Free Software
00017 --  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
00018 -------------------------------------------------------------------------------
00019 --                    Author : Alexis Jeandet
00020 --                     Mail : alexis.jeandet@lpp.polytechnique.fr
00021 -------------------------------------------------------------------------------
00022 library IEEE;
00023 use IEEE.STD_LOGIC_1164.all;
00024 library lpp;
00025 use lpp.amba_lcd_16x2_ctrlr.all;
00026 
00027 
00028 
00029 package LCD_16x2_CFG is
00030   
00031         
00032 constant ClearDSPLY             :       std_logic_vector(7 downto 0):= X"01";   
00033 constant        FunctionSet             :       std_logic_vector(7 downto 0):= X"38";   
00034 constant RetHome                        :       std_logic_vector(7 downto 0):= X"02";   
00035 constant SetEntryMode   :       std_logic_vector(7 downto 0):= X"06";   
00036 constant DSPL_CTRL              :       std_logic_vector(7 downto 0):= X"0E";   
00037         
00038 constant CursorON                       :       std_logic_vector(7 downto 0):= X"0E";   
00039 constant CursorOFF              :       std_logic_vector(7 downto 0):= X"0C";   
00040 
00041 --===========================================================|
00042 --======L C D    D R I V E R     T I M I N G     C O D E=====|
00043 --===========================================================|  
00044         
00045 constant    Duration_4us                :   std_logic_vector(1 downto 0) := "00";
00046 constant    Duration_100us              :   std_logic_vector(1 downto 0) := "01";
00047 constant    Duration_4ms                :   std_logic_vector(1 downto 0) := "10";       
00048 constant    Duration_20ms               :   std_logic_vector(1 downto 0) := "11";       
00049         
00050         
00051 
00052 end LCD_16x2_CFG;
00053 

© Copyright 2011 LPP-CNRS | Design by Alexis Jeandet