Free VHDL library

  • Main Page
  • Related Pages
  • Design Unit List
  • Files
  • File List

lpp_amba/lpp_amba.vhd

Go to the documentation of this file.
00001 ------------------------------------------------------------------------------
00002 --  This file is a part of the LPP VHDL IP LIBRARY
00003 --  Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS
00004 --
00005 --  This program is free software; you can redistribute it and/or modify
00006 --  it under the terms of the GNU General Public License as published by
00007 --  the Free Software Foundation; either version 3 of the License, or
00008 --  (at your option) any later version.
00009 --
00010 --  This program is distributed in the hope that it will be useful,
00011 --  but WITHOUT ANY WARRANTY; without even the implied warranty of
00012 --  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
00013 --  GNU General Public License for more details.
00014 --
00015 --  You should have received a copy of the GNU General Public License
00016 --  along with this program; if not, write to the Free Software
00017 --  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
00018 -------------------------------------------------------------------------------
00019 --                    Author : Alexis Jeandet
00020 --                     Mail : alexis.jeandet@lpp.polytechnique.fr
00021 ----------------------------------------------------------------------------
00022 library ieee;
00023 use ieee.std_logic_1164.all;
00024 library grlib;
00025 use grlib.amba.all;
00026 use std.textio.all;
00027   
00028 
00029 
00030 package lpp_amba is
00031 
00032 component APB_CHENILLARD is
00033   generic (
00034     pindex   : integer := 0;
00035     paddr    : integer := 0;
00036     pmask    : integer := 16#fff#;
00037     pirq     : integer := 0;
00038     abits    : integer := 8);
00039   port (
00040     rst    : in  std_ulogic;
00041     clk    : in  std_ulogic;
00042     RegLed : in std_logic_vector (7 downto 0);
00043     apbi   : in  apb_slv_in_type;
00044     apbo   : out apb_slv_out_type;
00045     Leds   : out std_logic_vector (7 downto 0)
00046     );
00047 end component;
00048 
00049 component APB_SIMPLE_DIODE is
00050   generic (
00051     pindex   : integer := 0;
00052     paddr    : integer := 0;
00053     pmask    : integer := 16#fff#;
00054     pirq     : integer := 0;
00055     abits    : integer := 8);
00056   port (
00057     rst    : in  std_ulogic;
00058     clk    : in  std_ulogic;
00059     apbi   : in  apb_slv_in_type;
00060     apbo   : out apb_slv_out_type;
00061     LED    : out std_ulogic
00062     );
00063 end component;
00064 
00065 
00066 component APB_MULTI_DIODE is
00067   generic (
00068     pindex   : integer := 0;
00069     paddr    : integer := 0;
00070     pmask    : integer := 16#fff#;
00071     pirq     : integer := 0;
00072     abits    : integer := 8);
00073   port (
00074     rst    : in  std_ulogic;
00075     clk    : in  std_ulogic;
00076     apbi   : in  apb_slv_in_type;
00077     apbo   : out apb_slv_out_type;
00078     LED    : out std_logic_vector(2 downto 0)
00079     );
00080 end component;
00081 
00082 end;

© Copyright 2011 LPP-CNRS | Design by Alexis Jeandet